



Issue Date: 2021-02-20	CEN-CLC/FGQT +N081a
Deadline: 2021-02-11	Supersedes: +N081
Status: For Approval	

TITLE	Proposal for terminology in Annex X: Solid-state quantum computing.
PROJECT	FGQT Roadmap
REFERRING TO	Document number N081a / New proposal
SOURCE	Adriaan Rol, (Orange Quantum Systems), Niels Neumann (TNO), Niels Bultink (Qblox BV), Rob van den Brink (Delft Circuits)
CONTACT	adriaan@orangeqs.com

ABSTRACT

In this contribution we propose definitions for commonly used terminology that applies to solid-state, gate-based quantum computing. The purpose of it is to achieve a consistent terminology on these matters. This contribution is intended as a literal text proposal for inclusion into „Annex X: Solid-state Quantum Computing“. (see N058a) For the time being we refer to it as annex „X“, but that should be replaced by the appropriated number when the Roadmap Editor has updated the draft.

Explanation of changes

Provide a first proposal for terminology.

Why are the changes needed?

There is currently no agreed-upon definition of what operations, gates and pulses are, which is required to describe them and what they act on. However, these terms are commonly used and have extensive implied meaning.

1 X.2 Terminology

2 X.2.1 Definitions

3 For the purposes of the present document, the following terms and definitions
4 apply:

5 Schedule

6 A Schedule is a data structure which includes Operation(s) and the information
7 about when and where to apply the Operation to.

8 Operation

9 An operation describes an action to be applied/performed on a resource(s).
10 Examples of operations are gates and measurements as well as control pulses.

11 Resource

12 A resource is something on which an operation acts. It can be viewed as the
13 location where an Operation is applied to. Examples are qubits, ports and clocks.

14 Quantum-circuit level

15 The Quantum-circuit level description is an idealized mathematical description of
16 operations (such as gates and measurements) acting on qubits that is commonly
17 used to describe quantum algorithms.

18 Quantum-device level

19 The quantum-device level description is a quantum device specific description that
20 specifies the (electrical) signals to be applied to a chip and how to interpret signals
21 coming from a chip.

22 Hardware-instructions level

23 The hardware-instructions level description is a control electronics specific
24 description that specifies the instructions to be executed in hardware.

Editorial note: Qubits, gates and measurements are described here. In the representation context, we currently only describe ideal qubits, gates and measurements. We propose to add noisy qubits subject to decoherence and gate errors, and generalizations such as qutrits and/or qudits in a later contribution.

25

26 Qubit

27 The definition of a qubit is context dependent.

1 In a **programmatical context** it refers to a calculation element for storing and
2 manipulating a pair of arbitrary complex numbers, α and β with the restriction
3 that $|\alpha|^2 + |\beta|^2 = 1$. The linear algebra way of expressing the contents of a qubit is a
4 column vector with two elements $|\psi\rangle = [\alpha, \beta]$, where the restriction is expressed
5 as: $\text{norm}(|\psi\rangle) = 1$. Note that in the programmatical context, the coefficients α and β
6 are not directly accessible.

7 In an **ideal representation context** a qubit is a two-level quantum-mechanical
8 system. The state of a qubit can be represented by the state
9 vector $|\psi\rangle = \alpha|0\rangle + \beta|1\rangle$, where α and β are complex valued coefficients with
10 norm: $|\alpha|^2 + |\beta|^2 = 1$.

11 In an **implementation context** a qubit refers to a physical system that can be
12 represented as a two-level quantum-mechanical system, can be initialized in a well
13 defined state, can be manipulated using a universal set of quantum gates, has a
14 coherence time significantly longer than the duration of the gates, and can be
15 measured. Examples of qubits are superconducting transmon qubits, spin qubits,
16 trapped ions, etc.

17 A qubit is a resource.

18 Gate

19 The definition of a gate is context dependent.

20 In a **programmatical context** it refers to an arithmetic operation on the contents of
21 one or more qubits. The linear algebra way of expressing this operation is a matrix
22 multiplication $|\psi_2\rangle = U|\psi_1\rangle$, where U is a $2n \times 2n$ a $2n \times 1$ column vector representing
23 the content of the qubits.

24 In an **ideal representation context** a gate is an operation that can act on qubits. A
25 gate U which acts on n qubits can be described by a $2n \times 2n$ unitary matrix acting
26 on the state $|\psi\rangle$ of the qubits. The action of the gate U on a specific quantum
27 state $|\psi_1\rangle$ is found by multiplying the $2n \times 1$ vector $|\psi_1\rangle$ which represents the state,
28 by the matrix U representing the gate. The result is a new quantum state $|\psi_2\rangle$:

29 In an **implementation context** a gate refers to the control signals used to
30 manipulate the state of a qubit.

31 A gate is an operation.

1 Measurement

2 The definition of a measurement is context dependent.

3 In a **programmatical** context, a measurement is a logical operation on the contents
4 of one or more qubits that verifies if the qubits are in a specified state and returns
5 the qubits in the measured state and classical bits corresponding to the measured
6 state.

7 In an **ideal representation context** a measurement is an operation that projects
8 one or more qubits into an eigenstate of the measurement operator and returns the
9 corresponding eigenvalue as a classical value. The state of the system after the
10 measurement corresponds to the eigenstate the system was projected into. The
11 probability of projecting into an eigenstate is given by the inner product of the
12 eigenstate of the measurement operator and the state of the system. A
13 measurement on one or more qubits can be described by a positive operator-valued
14 measure (POVM).

15 In an **implementation context** a measurement refers to the control signals used to
16 probe the qubits and the data acquisition required to interpret the resulting signal.

17 A measurement is an operation.

18 Measurement in the computational basis

19 A measurement of a qubit in the computational basis measures

20 the $Z = \begin{bmatrix} 1 & 0 \\ 0 & -1 \end{bmatrix}$ operator whose eigenvectors are $|0\rangle$ and $|1\rangle$ with
21 eigenvalues $+1$ and -1 . These eigenvalues are commonly mapped to the Boolean
22 values of $+1 \rightarrow \text{False}=0$, and $-1 \rightarrow \text{True}=1$ to correspond to the measured state of
23 the qubit.

24

25 Gate-schedule

26 A gate schedule specifies the order in which operations are applied as well as any
27 conditionality of operations on other operations. A graphical way of expressing a
28 gate-schedule is a circuit diagram. A gate-schedule is a schedule.

29 Pulse-schedule

30 A pulse-schedule specifies the timing constraints between operations as well as any
31 conditionality of operations on other operations. A pulse-schedule is a schedule.

1

Editorial note: Because specifying when operations occur in time also specifies the order, a pulse-schedule is also a valid gate-schedule.

2

3 Port

4 A port is a physical location on a device that a signal can be applied to. An example
5 of a port can be the end of a flux-bias line used to control a transmon qubit. A port
6 is a resource.

7 Reference clock

8 A reference clock specifies the frequency and phase with which to apply a signal. A
9 reference clock is typically set up to track/respond to a physical transition, but
10 this is not required. An example of a reference clock is a reference clock that tracks
11 the g_e transition of a transmon qubit. A baseband pulse can be specified by using
12 a reference clock with frequency set to 0. A reference clock can be used to
13 modulate a control pulse. A reference clock is a resource.

14 Control pulse

15 A control pulse specifies a complex valued waveform as a function of time that is
16 applied to a port using a specific clock. In the case of modulation, the real-
17 component of the waveform corresponds to the in-phase or I component and the
18 imaginary component of the waveform corresponds to the out-of-phase
19 or Q component of the waveform. When no modulation is used, the pulse should be
20 real-valued i.e., the imaginary component is zero. This description is allowed to be a
21 parameterized function. A control pulse is part of an operation.

22 Acquisition protocol

23 An acquisition protocol specifies how to interpret an acquired signal. An example of
24 an acquisition protocol is weighted integration.

25 Weighted integration

26 Weighted integration is a method to reduce a complex valued signal $\mathcal{S}(t)$ as a
27 function of time to a single complex number $Z=I+jQ$. In weighted integration,
28 acquisition weights $W_I(t)$ and $W_Q(t)$ are multiplied with an acquired signal and then
29 integrated over time resulting in a complex number:

$$30 \quad I = \int (\text{Re}(\mathcal{S}(t)) \cdot \text{Re}(W_I(t)) + \text{Im}(\mathcal{S}(t)) \cdot \text{Im}(W_I(t))) dt$$

$$31 \quad Q = \int (\text{Re}(\mathcal{S}(t)) \cdot \text{Re}(W_Q(t)) + \text{Im}(\mathcal{S}(t)) \cdot \text{Im}(W_Q(t))) dt$$

1 Acquisition weights

2 Acquisition weights specify a complex-valued waveform as a function of time that
3 can be used to interpret acquired signals using weighted integration. Acquisition
4 weights are part of an operation.

5 Composite Pulse

6 A composite pulse can contain one or more control pulses and or acquisition
7 weights. A composite pulse is an operation.

8 Interface

9 A point where two systems, subjects, organizations, etc. meet and interact. Different
10 compilation steps are required to go from a high-level description of a quantum
11 algorithm to something that can be executed on hardware. The interface description
12 specifies the allowed operations, and how to translate these between the layers.

13 Quantum-circuit level interface

14 The quantum-circuit level interface exposes to a higher-level what operations are
15 allowed to be at the quantum-circuit level. This interface specifies what operations
16 are allowed and on which qubits they can act. The quantum-circuit level interface
17 can be specified in terms of a gate set.

18 Gate set

19 A gate set specifies the allowed gates and measurements supported at the
20 quantum-circuit level. The gate set should contain information on what qubits these
21 operations can be performed on.

22

Editorial note: A gate set does not have to be discrete, thus allowing parameterized gates.

23

Editorial note: By specifying on which qubits operations can be performed, the connectivity is implicitly specified in the gate set.

24

25 Circuit-to-device level interface

26 The circuit-to-device level interface exposes the quantum-device level description to the
27 quantum-circuit level description. The circuit-to-device level interface should describe which
28 operations at the quantum-circuit level are supported and can be translated to the quantum-
29 device level description. The circuit-to-device level interface should describe how to
30 translate the quantum-circuit level description to the quantum-device level description. To
31 do this, the circuit-to-device-level interface should at least describe how to translate gates
32 and measurements on qubits to

1 control pulses and acquisition protocols on ports and clocks. A specification of this
2 configuration is out of scope for this submission.

3 **Device-to-instruction level interface**

4 The device-to-instruction level interface exposes the hardware-level description to the
5 quantum-device-level description. The Device-to-instruction level interface should describe
6 which operations at the quantum-device level are supported and can be translated to the
7 hardware-instruction level. The device-to-instruction level interface should describe how to
8 translate the quantum-device-level description to the hardware-instruction level description.
9 A specification of this configuration is out of scope for this submission.

10 **X.2.2 Abbreviations**

For the purposes of the present document, the following abbreviations apply:

11 No abbreviations yet.

12

13